


---

# Introduction to Process Algebra

# Weakness on Traditional Validation & Verification (V&V)

- We have seen tragic accidents due to software and specification bugs
- These bugs are hard to find because those bugs occurs only in “exceptional” cases
- Informal system specification and requirement specification makes automatic analysis infeasible, which results in incomplete coverage
- To provide better coverage, we need
  - ✦ **Formal** requirement specification
  - ✦ **Formal** system model



- Requirement specification problems
- Viewpoint on “meaning”(semantics) of system
- Complexity of a system
- Formal modeling v.s. programming
- Introduction to process algebra



# Requirement Specification Problems

---

## ■ Ambiguity

- ✦ Expression does not have unique meaning, but can be interpreted as several different meaning.
  - Ex. `long` type in C programming language

## ■ Incompleteness

- ✦ Relevant issues are not addressed , e.g. what to do when user errors occur or software faults show.
  - Ex. Retail chain management software


## ■ Inconsistency

- ✦ Contradictory requirements in different parts of the specification.



# Viewpoint on Semantics of a System

- A system execution  $\sigma$  is a sequence of states  $s_0 s_1 \dots$ 
  - ✚ A state has an environment  $\rho_s: \text{Var} \rightarrow \text{Val}$
- A system has its semantics as a set of system executions



- The complexity of a system is sometimes more accurately expressed using semantic viewpoint (# of reachable states) rather than syntactic viewpoint (line # of source code)
  - ✚ the number of different *states* a system can reach
    - Ex> An integer has  $2^{32}$  (~4000000000) possible values



# Formal Modeling V.S. Programming

		Formal Modeling	Programming
Static Aspects	Abstraction Level	High	Low
	Development Time	Short	Long
Dynamic Aspects	Executable	Yes (model checking) No (theorem proving)	Always
	System Semantics	Mathematically defined	Usually given by examples
	Environment Semantics (i.e. testbeds)	Mathematically defined	Usually given by examples
	Program State Space	Manageable (i.e. tractable state space)	Unmanageable (i.e. beyond computing power)
	Validation	By exhaustive exploration or deductive proof	By testing (incomplete coverage)



# Complex System Attributes

---

- You may not need to model a simple system such as +, \*, or HelloWorld.
- However, you must have **a scientific way of abstracting/modeling** a system with complex structure, e.g.,
  - ✦ Hierarchy
  - ✦ Concurrency
  - ✦ Communication
- Also, you need to have **a systematic way to analyze** the correctness of your design





- A process algebra consists of
  - ✦ a set of operators and **syntactic rules** for constructing processes
  - ✦ a **semantic mapping** which assigns meaning or interpretation to every process
  - ✦ a notion of **equivalence** or partial order between processes
- Advantages: A large system can be broken into simpler subsystems and then proved correct in a **modular fashion**.
  - ✦ A hiding or restriction operator allows one to abstract away unnecessary details.
  - ✦ Equality for the process algebra is also a congruence relation; and thus, allows the substitution of one component with another equal component in large systems.
- Note that the model is constructed in a **component-based way**, but the analysis is **not**.



# Calculus of Communicating Systems (CCS)

---

- Developed by R.Milner (Univ. of Cambridge)
  - ✦ ACM Turing Award 1991
- Provides many interesting paradigms
  - ✦ Emphasis on **communication** and **concurrency**
    - Provides compact representation on both communication and concurrency
      - $E x > a$  (receive) and  $a'$  (send)
      - $E x > |$  (parallel operator)
  - ✦ Provides observation based **abstraction**
    - Hiding internal behaviors using  $\backslash$  (restriction) operator, i.e., considering all internal behaviors as an invisible special action  $\tau$
  - ✦ Provides correctness claim based on **equivalence**
    - Branching time based equivalence
      - Strong equivalence v.s. weak equivalence



# Overview on CCS Syntax and Semantics

- CCS describes a system as a set of communicating Processes
- Behavior of a process is expressed using **actions**
  - ✦ Act = input\_actions  $\cup$  output\_actions  $\cup$   $\{\tau\}$
- Each process is built based on the following **7 operators**
  - ✦ Nil (null-ary operator): 0
  - ✦ Prefix:  $a.P$
  - ✦ Definition:  $P = a.b.Q$
  - ✦ Choice:  $a.P + b.P$
  - ✦ Parallel:  $P | Q$
  - ✦ Restriction:  $P \setminus \{a,b\}$
  - ✦ Relabelling:  $P[a/b]$
- Each operator has a clear **formal semantics via inference rules** (premises-conclusion rules)
  - ✦ Based on these inference rules, a meaning/semantics of a process is given as a **labelled transition system**




# Example of a CCS System

- A set of actions  $Act = \{a, a', b, \tau\}$
- We define a CCS system Sys as
  - ✦  $Sys = (a.E + b.0) \mid a'.F$
- Sys can executes one of the following 4 actions

- ✦  $Sys \xrightarrow{a} E \mid a'.F$
- ✦  $Sys \xrightarrow{a'} (a.E + b.0) \mid F$
- ✦  $Sys \xrightarrow{b} 0 \mid a'.F$
- ✦  $Sys \xrightarrow{\tau} E \mid F$

$$\begin{array}{l}
 \text{Prefix} \quad \frac{}{a.E \xrightarrow{a} E} \\
 \text{Choice}_L \quad \frac{}{(a.E + b.0) \xrightarrow{a} E} \\
 \text{Par}_L \quad \frac{}{(a.E + b.0) \mid a'.F \xrightarrow{a} E \mid a'.F}
 \end{array}$$



# Usage of Process Algebra

---

## ■ Sequential system v.s. **Reactive** system

✚ Ex1. Mathematical functions with given inputs generate outputs

- Usually **no** environment consideration and timing consideration.

✚ Ex2. Ad-hoc On-Demand Vector routing protocol

- Should model multiple concurrent nodes (environment)
- Should model communication among the nodes
- Should model timely behavior (e.g. time-out, etc)

## ■ Modeling of a complex system

✚ Concurrency => interleaving semantics

✚ Communication => synchronization

✚ Hierarchy => refinement



- A system is described as a set of communicating processes

- ✦ Each process executes a sequence of actions

- ✦ **Actions** represents either **inputs/outputs** or **internal computation steps**

- A set of actions/events  $Act = L \cup L' \cup \{\tau\}$

- ✦  $L = \{a, b, \dots\}$  is a set of **names** and  $L' = \{a', b', \dots\}$  is a set of **co-names**

- $a \in L$  can be considered as the act of **receiving a signal**
    - $a' \in L'$  can be considered as the act of **emitting a signal**
    - $\tau$  is a special action to represent **internal hidden action**

- ✦  $Act - \{\tau\}$  represents the set of externally **visible** actions:



- Operational (transitional) semantics of CCS process
  - ✚ Define the “execution steps” that processes may engaged in
  - ✚  $P \xrightarrow{a} P'$  holds if a process  $P$  is capable of engaging in action  $a$  and then behaving like  $P'$
  - ✚ Define  $\xrightarrow{a}$  inductively using inference rules for operators
    - premises  
----- (*side condition*)  
conclusion

Example 1:

$$\text{Choice}_R \frac{Q \xrightarrow{\alpha} Q'}{P+Q \xrightarrow{\alpha} Q'}$$

Example 2:

$$\text{Prefix} \frac{}{\alpha.P \xrightarrow{\alpha} P}$$




# Operators for Sequential Process

The idea: 7 elementary ways of producing or putting together labelled transition systems


**1.Nil**      0      No transitions (deadlock)

**2.Prefix**     $\alpha.P$  ( $\alpha \in Act$ )    in.out.0  $\xrightarrow{in}$  out.0  $\xrightarrow{out}$  0

$$\text{Prefix} \frac{(\text{empty})}{\alpha.P \xrightarrow{\alpha} P}$$



**3.Defn**       $A = P$       Buffer = in.out.Buffer  
 Buffer  $\xrightarrow{in}$  out.Buffer  $\xrightarrow{out}$  Buffer





# Operators for Sequential Process (cont.)

## 4.Choice $P + Q$


BadBuf = in.( $\tau$ .0 + out.BadBuf)

$$\text{Choice}_L \frac{P \rightarrow P'}{P+Q \rightarrow P'}$$

$$\text{Choice}_R \frac{Q \rightarrow Q'}{P+Q \rightarrow Q'}$$

Prefix  
BadBuf  $\xrightarrow{\text{in}}$   $\tau$ .0 + out.BadBuf

Choice<sub>L</sub>  
 $\xrightarrow{\tau} 0$  or Choice<sub>R</sub>  
 $\xrightarrow{\text{out}}$  BadBuf



Obs: No priorities between  $\tau$ 's, a's or a's !

May use  $\Sigma$  notation to compactly represent sequential process

$$P = \sum_{i \in I} \alpha_i . P_i$$



# Example: Boolean Buffer of Size 2

## Action and Process Def.

$in_0$  : 0 is coming as input

$in_1$  : 1 is coming as input


$out_0$  : 0 is going out as output

$out_1$  : 1 is going out as output

$Buf^2$  : Empty 2-place buffer

$Buf^2_0$  : 2-place buffer holding 0

$Buf^2_{01}$  : 2-place buffer holding  
0 at head and 1 at tail



$$Buf^2 = in_0.Buf^2_0 + in_1.Buf^2_1$$

$$Buf^2_0 = out_0.Buf^2 + in_0.Buf^2_{00} + in_1.Buf^2_{01}$$

$$Buf^2_1 = out_1.Buf^2 + in_0.Buf^2_{10} + in_1.Buf^2_{11}$$

$$Buf^2_{00} = out_0.Buf^2_0$$

$$Buf^2_{01} = out_0.Buf^2_1$$

$$Buf^2_{10} = out_1.Buf^2_0$$

$$Buf^2_{11} = out_1.Buf^2_1$$



# Operators for Concurrent Process

## 5. Composition

$Buf_1 = in.comm'.Buf_1$   
 $Buf_2 = comm.out Buf_2$   
 $Buf = Buf_1 | Buf_2$

$$Par_L \frac{P -\alpha-> P'}{P|Q -\alpha-> P'|Q}$$

Par<sub>L</sub> Buf


$$Par_R \frac{Q -\alpha-> Q'}{P|Q -\alpha-> P|Q'}$$

Par<sub>τ</sub>  $-in-> comm'.Buf_1 | Buf_2$

Par<sub>R</sub>  $-\tau > Buf_1 | out Buf_2$   
 $-out-> Buf_1 | Buf_2$

$$Par_\tau \frac{P-a->P', Q-a'->Q'}{P|Q -\tau-> P'|Q'}$$


Par<sub>R</sub> Buf  
 $-comm-> Buf_1 | out Buf_2$   
 $-out-> Buf_1 | Buf_2$



# Operators for Concurrent Process (cont.)

## 6. Restriction $P \setminus L$

$$\text{Res} \frac{P \xrightarrow{\alpha} P'}{P \setminus L \xrightarrow{\alpha} P' \setminus L} \quad \alpha \notin L \cup L'$$



$\text{Buf}_1 = \text{in.comm.Buf}_1$   
 $\text{Buf}_2 = \text{comm'.out.Buf}_2$   
 $\text{Buf} = (\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

Buf

$\text{-in-} \rightarrow (\text{comm.Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

$\text{-}\tau\text{-} \rightarrow (\text{Buf}_1 \mid \text{out.Buf}_2) \setminus \{\text{comm}\}$

$\text{-out-} \rightarrow (\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

Buf

~~$\text{-comm'-} \rightarrow \text{Buf}_1 \mid \text{out.Buf}_2$~~

$(\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$  : a **design** for buffer with separated input/output ports

$\text{ReqBuf} = \text{in.out.ReqBuf}$  : a **requirement** for buffer design

$(\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\} == \text{ReqBuf}$  means that buffer design **satisfies** the requirement



# Operators for Concurrent Process (cont.)

## 7. Relabelling

$$\text{Rel} \frac{P \xrightarrow{\alpha} P'}{P[f] \xrightarrow{f(\alpha)} P'[f]}$$

$P[f]$

$\text{Buf} = \text{in.out.Buf}$

$\text{Buf}_1 = \text{Buf}[\text{comm}/\text{out}]$

$= \text{in.comm.Buf}_1$

$\text{Buf}_2 = \text{Buf}[\text{comm}'/\text{in}]$

$= \text{comm'.out.Buf}_2$

Relabelling function  $f$  must preserve complements:

$$f(a') = f(a)'$$

Relabelling function often given by name substitution as above





# Example: 2-way Buffers

1-place 2-way buffer:

$$\text{Buf}_{ab} = a_+.b_-' .\text{Buf}_{ab} + b_+.a_-' .\text{Buf}_{ab}$$

LTS:




$$\text{Buf}_{bc} =$$

$$\text{Buf}_{ab}[c_+/b_+, c_-/b_-, b_-/a_+, b_+/a_-]$$

(Obs:simultaneous substitution!)

$$\text{Sys} = (\text{Buf}_{ab} \mid \text{Buf}_{bc}) \setminus \{b_+, b_-\}$$



But what's wrong? **Deadlock occurs**  
 In other words,  $\text{Sys} == \text{Buf}_{ac}$ ?



# Summary of CCS Semantics

$$\text{Act} \frac{\text{-----}}{\alpha.P - \alpha \rightarrow P}$$

$\text{in}.P - \text{in} \rightarrow P$

$$\text{Choice}_L \frac{P - \alpha \rightarrow P'}{P+Q - \alpha \rightarrow P'}, \quad \text{Choice}_R \frac{Q - \alpha \rightarrow Q'}{P+Q - \alpha \rightarrow Q'}$$

$\text{in}.P + \text{out}.Q - \text{in} \rightarrow P \text{ or } -\text{out} \rightarrow Q$

$$\text{Par}_L \frac{P - \alpha \rightarrow P'}{P|Q - \alpha \rightarrow P'|Q}, \quad \text{Par}_R \frac{Q - \alpha \rightarrow Q'}{P|Q - \alpha \rightarrow P|Q'}$$

$\text{in}.P|\text{in}'.Q - \text{in} \rightarrow P|\text{in}'.Q \text{ or } -\text{in}' \rightarrow \text{in}.P|Q$

$$\text{Par}_\tau \frac{P - a \rightarrow P', Q - a' \rightarrow Q'}{P|Q - \tau \rightarrow P'|Q'}$$

$\text{in}.P | \text{in}'.Q - \tau \rightarrow P|Q$

$$\text{Res} \frac{P - \alpha \rightarrow P'}{P \setminus L - \alpha \rightarrow P' \setminus L} \quad \alpha \notin L \cup L'$$

$(\text{in}.P | \text{in}'.Q) \setminus \{\text{in}\} - \tau \rightarrow (P|Q) \setminus \{\text{in}\} \text{ only}$

$$\text{Rel} \frac{P - \alpha \rightarrow P'}{P[f] - f(\alpha) \rightarrow P'[f]}$$

$\text{in}.P [\text{out}/\text{in}] - \text{out} \rightarrow P[\text{out}/\text{in}]$



# Inference of Process Execution

*Proof of  $((a.E + b.0) | a'.F) \setminus \{a\} -\tau-> (E|F) \setminus \{a\}$*

Act -----

$a.E -a-> E$

Choice<sub>L</sub> -----

$(a.E + b.0) -a-> E$

Act -----

$a'.F -a'-> F$

Par <sub>$\tau$</sub>  -----

$(a.E + b.0) | a'.F -\tau-> (E|F)$

Res -----

$((a.E + b.0) | a'.F) \setminus \{a\} -\tau-> (E|F) \setminus \{a\}$





- Derive following process execution from the inference rules

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{a} E \mid a'.F$$

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{a'} (a.E + b.0) \mid F$$

$$\vdash (a.E + b.0) \mid a'.F \xrightarrow{b} 0 \mid a'.F$$

$$\vdash ((a.E + b.0) \mid a'.F) \setminus \{a\} \xrightarrow{b} (0 \mid a'.F) \setminus \{a\}$$

- Draw corresponding labeled transition diagrams

$$\vdash (a.E + b.0) \mid a'.F$$

$$\vdash ((a.E + b.0) \mid a'.F) \setminus \{a\}$$

$$\vdash A = a.c'.A, B = c.b'.B$$

- $A|B, (A|B) \setminus \{c\}$



Proof 1

$$\text{Prefix } \frac{}{a.E \rightarrow E}$$

$$\text{Choice}_L \frac{}{(a.E + b.0) \rightarrow E}$$

$$\text{Par}_L \frac{}{(a.E + b.0) \mid a'.F \rightarrow E \mid a'.F}$$

Proof 2

$$\text{Prefix } \frac{}{a'.F \rightarrow F}$$

$$\text{Par}_R \frac{}{(a.E + b.0) \mid a'.F \rightarrow (a.E + b.0) \mid F}$$

Proof 3

$$\text{Prefix } \frac{}{b.0 \rightarrow 0}$$

$$\text{Choice}_R \frac{}{(a.E + b.0) \rightarrow 0}$$

$$\text{Par}_L \frac{}{(a.E + b.0) \mid a'.F \rightarrow 0 \mid a'.F}$$



# Labeled Transition Systems

