
Formal Semantics of CCS

Moonzoo Kim
CS Dept. KAIST



Review of the Previous Class

■ Sequential system v.s. **Reactive** system

✚ Ex1. Mathematical functions with given inputs generate outputs

- Usually **no** environment consideration and timing consideration.

✚ Ex2. Ad-hoc On-Demand Vector routing protocol

- Should model multiple concurrent nodes (environment)
- Should model communication among the nodes
- Should model timely behavior (e.g. time-out, etc)

■ Modeling of a complex system

✚ Concurrency => interleaving semantics

✚ Communication => synchronization

✚ Hierarchy => refinement



- A process algebra consists of
 - ✦ a set of operators and **syntactic rules** for constructing processes
 - ✦ a **semantic mapping** which assigns meaning or interpretation to every process
 - ✦ a notion of **equivalence** or partial order between processes
- Advantages: A large system can be broken into simpler subsystems and then proved correct in a **modular fashion**. Also, **correctness** can be checked
 - ✦ A hiding or restriction operator allows one to abstract away unnecessary details.
 - ✦ Equality for the process algebra is also a congruence relation; and thus, allows the substitution of one component with another equal component in large systems.



■ A system is described as a set of communicating processes

✚ Each process executes a sequence of actions

✚ **Actions** represents either **inputs/outputs** or **internal computation steps**

■ A set of actions/events $Act = L \cup L' \cup \{\tau\}$

✚ $L = \{a, b, \dots\}$ is a set of **names** and $L' = \{a', b', \dots\}$ is a set of **co-names**

- $a \in L$ can be considered as the act of **receiving a signal**
- $a' \in L'$ can be considered as the act of **emitting a signal**
- τ is a special action to represent **internal hidden action**

✚ $Act - \{\tau\}$ represents the set of externally **visible** actions:



- Operational (transitional) semantics of CCS process
 - ✚ Define the “execution steps” that processes may engaged in
 - ✚ $P \xrightarrow{a} P'$ holds if a process P is capable of engaging in action a and then behaving like P'
 - ✚ Define \xrightarrow{a} inductively using inference rules for operators
 - premises
----- (*side condition*)
conclusion

Example 1:

$$\text{Choice}_R \frac{Q \xrightarrow{\alpha} Q'}{P+Q \xrightarrow{\alpha} Q'}$$

Example 2:

$$\text{Prefix} \frac{}{\alpha.P \xrightarrow{\alpha} P}$$



Operators for Sequential Process


The idea: 7 elementary ways of producing or putting together labelled transition systems

1.Nil 0 No transitions (deadlock)

2.Prefix $\alpha.P$ ($\alpha \in Act$)

in.out.0 \xrightarrow{in} out.0 \xrightarrow{out} 0


$$\text{Prefix} \frac{(\text{empty})}{\alpha.P \xrightarrow{\alpha} P}$$



3.Defn $A = P$

Buffer = in.out.Buffer

Buffer \xrightarrow{in} out.Buffer \xrightarrow{out} Buffer



Operators for Sequential Process (cont.)

4.Choice $P + Q$


BadBuf = in.(τ .0 + out.BadBuf)

$$\text{Choice}_L \frac{P \rightarrow P'}{P+Q \rightarrow P'}$$

$$\text{Choice}_R \frac{Q \rightarrow Q'}{P+Q \rightarrow Q'}$$

Prefix
BadBuf $\xrightarrow{\text{in}}$ τ .0 + out.BadBuf

Choice_L
 $\xrightarrow{\tau} 0$ or Choice_R
 $\xrightarrow{\text{out}}$ BadBuf



Obs: No priorities between τ 's, a's or a's !

May use Σ notation to compactly represent sequential process

$$P = \sum_{i \in I} \alpha_i . P_i$$



Example: Boolean Buffer of Size 2

Action and Process Def.

in_0 : 0 is coming as input

in_1 : 1 is coming as input


out_0 : 0 is going out as output

out_1 : 1 is going out as output

Buf^2 : Empty 2-place buffer

Buf^2_0 : 2-place buffer holding 0

Buf^2_{01} : 2-place buffer holding
0 at head and 1 at tail



$$Buf^2 = in_0.Buf^2_0 + in_1.Buf^2_1$$

$$Buf^2_0 = out_0.Buf^2 + in_0.Buf^2_{00} + in_1.Buf^2_{01}$$

$$Buf^2_1 = out_1.Buf^2 + in_0.Buf^2_{10} + in_1.Buf^2_{11}$$

$$Buf^2_{00} = out_0.Buf^2_0$$

$$Buf^2_{01} = out_0.Buf^2_1$$

$$Buf^2_{10} = out_1.Buf^2_0$$

$$Buf^2_{11} = out_1.Buf^2_1$$



Operators for Concurrent Process

5. Composition

$Buf_1 = in.comm'.Buf_1$
 $Buf_2 = comm.out Buf_2$
 $Buf = Buf_1 | Buf_2$

$$Par_L \frac{P -\alpha-> P'}{P|Q -\alpha-> P'|Q}$$

Par_L

Buf

$$Par_R \frac{Q -\alpha-> Q'}{P|Q -\alpha-> P|Q'}$$

Par_τ

-in-> comm'.Buf₁ | Buf₂

$$Par_\tau \frac{P-a->P', Q-a'->Q'}{P|Q -\tau-> P'|Q'}$$

Par_R

-τ> Buf₁ | out Buf₂

-out-> Buf₁ | Buf₂


Par_R

Buf

Par_R

-comm-> Buf₁ | out Buf₂


-out-> Buf₁ | Buf₂



Operators for Concurrent Process (cont.)

6. Restriction $P \setminus L$

$$\text{Res} \frac{P \xrightarrow{\alpha} P'}{P \setminus L \xrightarrow{\alpha} P' \setminus L} \quad \alpha \notin L \cup L'$$



$\text{Buf}_1 = \text{in.comm.Buf}_1$
 $\text{Buf}_2 = \text{comm'.out.Buf}_2$
 $\text{Buf} = (\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

Buf

$\text{-in-} \rightarrow (\text{comm.Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

$\text{-}\tau\text{-} \rightarrow (\text{Buf}_1 \mid \text{out.Buf}_2) \setminus \{\text{comm}\}$

$\text{-out-} \rightarrow (\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$

Buf

~~$\text{-comm'-} \rightarrow \text{Buf}_1 \mid \text{out.Buf}_2$~~

$(\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\}$: a **design** for buffer with separated input/output ports

$\text{ReqBuf} = \text{in.out.ReqBuf}$: a **requirement** for buffer design

$(\text{Buf}_1 \mid \text{Buf}_2) \setminus \{\text{comm}\} == \text{ReqBuf}$ means that buffer design **satisfies** the requirement



Operators for Concurrent Process (cont.)

7. Relabelling

$$\text{Rel} \frac{P \xrightarrow{\alpha} P'}{P[f] \xrightarrow{f(\alpha)} P'[f]}$$

$P[f]$

$\text{Buf} = \text{in.out.Buf}$

$\text{Buf}_1 = \text{Buf}[\text{comm}/\text{out}]$

$= \text{in.comm.Buf}_1$

$\text{Buf}_2 = \text{Buf}[\text{comm}'/\text{in}]$

$= \text{comm'.out.Buf}_2$

Relabelling function f must preserve complements:

$$f(a') = f(a)'$$

Relabelling function often given by name substitution as above





Example: 2-way Buffers

1-place 2-way buffer:

$$\text{Buf}_{ab} = a_+.b_-' .\text{Buf}_{ab} + b_+.a_-' .\text{Buf}_{ab}$$

LTS:




$$\text{Buf}_{bc} =$$

$$\text{Buf}_{ab}[c_+/b_+, c_-/b_-, b_-/a_+, b_+/a_-]$$

(Obs:simultaneous substitution!)

$$\text{Sys} = (\text{Buf}_{ab} \mid \text{Buf}_{bc}) \setminus \{b_+, b_-\}$$



But what's wrong? **Deadlock occurs**
In other words, $\text{Sys} == \text{Buf}_{ac}$?



Summary of CCS Semantics

$$\text{Act} \frac{\text{-----}}{\alpha.P - \alpha \rightarrow P}$$

$\text{in}.P - \text{in} \rightarrow P$

$$\text{Choice}_L \frac{P - \alpha \rightarrow P'}{P+Q - \alpha \rightarrow P'}, \quad \text{Choice}_R \frac{Q - \alpha \rightarrow Q'}{P+Q - \alpha \rightarrow Q'}$$

$\text{in}.P + \text{out}.Q - \text{in} \rightarrow P \text{ or } -\text{out} \rightarrow Q$

$$\text{Par}_L \frac{P - \alpha \rightarrow P'}{P|Q - \alpha \rightarrow P'|Q}, \quad \text{Par}_R \frac{Q - \alpha \rightarrow Q'}{P|Q - \alpha \rightarrow P|Q'}$$

$\text{in}.P | \text{in}'.Q - \text{in} \rightarrow P | \text{in}'.Q \text{ or } -\text{in}' \rightarrow \text{in}.P | Q$

$$\text{Par}_\tau \frac{P - a \rightarrow P', Q - a' \rightarrow Q'}{P|Q - \tau \rightarrow P'|Q'}$$

$\text{in}.P | \text{in}'.Q - \tau \rightarrow P|Q$

$$\text{Res} \frac{P - \alpha \rightarrow P'}{P \setminus L - \alpha \rightarrow P' \setminus L} \quad \alpha \notin L \cup L'$$

$(\text{in}.P | \text{in}'.Q) \setminus \{\text{in}\} - \tau \rightarrow (P|Q) \setminus \{\text{in}\} \text{ only}$

$$\text{Rel} \frac{P - \alpha \rightarrow P'}{P[f] - f(\alpha) \rightarrow P'[f]}$$

$\text{in}.P [\text{out}/\text{in}] - \text{out} \rightarrow P[\text{out}/\text{in}]$

