Formal Semantics of CCS

Moonzoo Kim CS Dept. KAIST



Copyright © 2008 CS655 System Modeling and Analysis



Korea Advanced Institute of Science and Technology

Review of the Previous Class

Sequential system v.s. Reactive system

- Ex1. Mathematical functions with given inputs generate outputs
 - Usually no environment consideration and timing consideration.
- Ex2. Ad-hoc On-Demand Vector routing protocol
 - Should model multiple concurrent nodes (environment)
 - Should model communication among the nodes
 - Should model timely behavior (e.g. time-out, etc)
- Modeling of a complex system
 - Concurrency => interleaving semantics
 - 4 Communication => synchronization
 - Hierarchy => refinement



Process Algebra

A process algebra consists of

- **4** a set of operators and syntactic rules for constructing processes
- a semantic mapping which assigns meaning or interpretation to every process
- **4** a notion of **equivalence** or partial order between processes
- Advantages: A large system can be broken into simpler subsystems and then proved correct in a modular fashion. Also, correctness can be checked
 - A hiding or restriction operator allows one to abstract away unnecessary details.
 - Equality for the process algebra is also a congruence relation; and thus, allows the substitution of one component with another equal component in large systems.



- A system is described as a set of communicating processes
 - Each process executes a sequence of actions
 - Actions represents either inputs/outputs or internal computation steps
- A set of actions/events Act = L U L' U {T}
 - L ={a,b,...} is a set of names and L' ={a',b',...} is a set of co-names
 - $a \in L$ can be considered as the act of receiving a signal
 - a' ∈ L' can be considered as the act of emitting a signal
 - τ is a special action to represent internal hidden action
 - $4 Act \{\tau\}$ represents the set of externally visible actions:



Notations (2/2)

- Operational (transitional) semantics of CCS process
 - Define the "execution steps" that processes may engaged in
 - P –a-> P' holds if a process P is capable of engaging in action a and then behaving like P'
 - Define –a-> inductively using inference rules for operators
 - premises
 ------ (side condition)
 conclusion



Example 2:

Prefix $a.P - \alpha - P$



Operators for Sequential Process

The idea: 7 elementary ways of producing or putting together labelled transition systems

Prefix

1.Nil No transitions (deadlock) \mathbf{O}

2.Prefix α .*P* ($\alpha \in Act$) in.out.0 –*in*-> out.0 –*out*-> 0 Prefix $\frac{(\text{empty})}{\alpha . P - \alpha - > P}$



Prefix

3.Defn A = P

Buffer = in.out.Buffer Buffer-*in*->out.Buffer-*out*->Buffer





Operators for Sequential Process (cont.)



Obs: No priorities between τ 's, a's or a's !

May use Σ notation to comactly represent sequential

process

$$P = \sum_{i \in I} \alpha_i . P_i$$



Example: Boolean Buffer of Size 2

Action and Process Def.

in₀ :0 is coming as input in₁ :1 is coming as input out₀ :0 is going out as output out₁ :1 is going out as output

 Buf^2 : Empty 2-place buffer Buf^2_0 : 2-place buffer holding 0 Buf^2_{01} : 2-place buffer holding 0 at head and 1 at tail



KAIST

CS655 System Modeling and

Analysis

 $Buf^2 = in_0.Buf^2_0 + in_1.Buf^2_1$ $Buf_0^2 = out_0.Buf^2 +$ $in_0.Buf_{00}^2 + in_1.Buf_{01}^2$ $Buf_1^2 = out_1.Buf_2^2 +$ $in_0.Buf_{10}^2 + in_1.Buf_{11}^2$ $Buf_{00}^2 = out_0.Buf_0^2$ $Buf_{01}^2 = out_0.Buf_1^2$ $Buf_{10}^2 = out_1 Buf_0^2$ $Buf_{11}^2 = out_1.Buf_1^2$



Operators for Concurrent Process (cont.)



Analysis

 $Buf_1 = in.comm.Buf_1$ $Buf_2 = comm'.out.Buf_2$ $Buf=(Buf_1 | Buf_2) \setminus \{comm\}$

Buf

-in (comm.Buf₁ | Buf₂) (comm) $-\tau$ -> (Buf₁ | out.Buf₂)\{comm}

 $-out \rightarrow (Buf_1 | Buf_2) \setminus \{comm\}$

Buf -comm'-> Buf1 out.Buf2

(Buf1 | Buf2)\{comm} : a design for buffer with separated input/output ports ReqBuf = in.out.ReqBuf : a requirement for buffer design (Buf1 | Buf2)\{comm} == ReqBuf means that buffer design satisfies the requirement KAIST CS655 System Modeling and

Operators for Concurrent Process (cont.)

7. Relabelling P[f] Buf = in.out.Buf $P[f] = P(\alpha) - P'(f)$ Rel $\frac{P(\alpha) - P'(f)}{P[f] - f(\alpha) - P'(f)}$ Buf_1 = Buf[comm/out] = in.comm.Buf_1 Buf_2 = Buf[comm'/in] = comm'.out.Buf_2

Relabelling function f must preserve complements: f(a') = f(a)'Relabelling function often given by name substitution as above



1-place 2-way buffer: $Buf_{ab} = a_{+}.b_{-}'.Buf_{ab} + b_{+}.a_{-}'.Buf_{ab}$ $Buf_{bc} = Buf_{ab}$ LTS:

> a₊ b₋' a₋ b₊

Buf_{bc} = Buf_{ab}[c₊/b₊,c₋/b₋,b₋/a₊,b₊/a₋] (Obs:simultaneous substitution!)

 $Sys = (Buf_{ab} | Buf_{bc}) \setminus \{b_+, b_-\}$





KAIST

CS655 System

Modeling and Analysis But what's wrong? Deadlock occurs In other words, $Sys == Buf_{ac}$?

12

Summary of CCS Semantics



Modeling and Analysis