THE MODEL CHECKER SPIN

Shin Hong, KAIST

17th April, 2007

The Model Checker SPIN Hong, Shin@PSWLab, CS, KAIST

1/33

Contents

- Introduction
- PROMELA
- Linear Temporal Logic
- Automata-theoretic software verification
- Example : Simple Elevator

SPIN is a software system to verify asynchronous process system model.

The Model Checker SPIN Hong, Shin@PSWLab, CS, KAIST

Hone

- Software have taken big portion of system.
- These software should fulfill its responsibility.



The Hodel Checker SPIN

- To avoid software system failure,
- We want to prove correctness of a system software.
- → Verification of software is needed.

Testing

- Operate the program in some representative situation and verify whether it behaves as expected.
- Dictum of Dijkstra
- " Program testing can be used to show the presence of bugs, but never to show their absence."
- Model Checking
 - Describing a system as an FSM and verifying whether the system's behavior satisfies the desired properties.

Peterson's mutex

3 processes

2 processes

1.4

4 processes, 55043 states: 4 processes

assert(ncrit = ncrit--;

flag[_pid] = 0; goto again;


The Model Checker SPIN Hong,Shin@PSWLab,CS,KAIST


7

http://www.pst.ifi.lmu.de/~hammer/statespaces/pet erson/index.html


- We want to prove correctness of system software.
 - Concurrency
 - → concurrent software may involve asynchrony.
 → Extremely complex.
 - Embedded System
 - \rightarrow Completeness of verification is needed.

Model checking is more suitable for verification of system software.





- SPIN is designed to provide
 - An intuitive, program-like notation for specifying design choices unambiguously without implementation detail.
 - Powerful, concise, notation for expressing general correctness requirements.
 - Scalability : Reduce limitation of problem size, machine memory size, maximum runtime.



PROMELA (1/5)

- Process Meta Language
- Describes the behavior of systems of potentially interacting processes.
- Processes, Objects, Message channels

PROMELA (2/5)

Process

- Is instantiations of 'proctype'
- defines behavior of system.
- is consisted of declaration+statements

Data Object

- Basic data types : bool, byte, mtype, pid, int, etc.
- Two levels of scope only : Global and Process local
- Data structure using 'typedef'
- Array

PROMELA (3/5)

- Message channels
 - model the exchange of data between processes
 - declared by `chan'.

PROMELA (4/5)

Statements

- Assignments and Expressions
- Deterministic steps
- Non-deterministic steps
- Selection
- Repetition
- □ I/O
- CommunicationMessage channel

PROMELA (5/5)

chan STDIN ; proctype Euclid(int x, y){ do :: (x > y) -> x = x - y :: (x < y) -> y = y - x :: (x == y) -> goto done do ; Message channel & Standard Input Creating process Repetition Selection

done:

printf("answer: %d\n", x) } Standard output

init {

int a , b ; STDIN?a ; STDIN?b; run Euclid(a,b)} Declaration of data objects Communication through channel Instantiate a proctype

The Model Checker SPIN Hong,Shin@PSWLab,CS,KAIST

17

Automata-Theoretic Software Verification Linear Temporal Logic (1/3)

- Fixed set of atomic formulas and temporal connectives.
- Syntax
 - $\Phi ::= \mathsf{T} \mid \mathsf{F} \mid \mathsf{p} \mid \ ! \ \Phi \mid \Phi^{\wedge} \Phi \mid \Phi \lor \Phi \mid \mathsf{X} \Phi \mid \Phi \cup \Phi$

Automata-Theoretic Software Verification Linear Temporal Logic (2/3) an infinite word $\xi = x_0 x_1 \dots$ over alphabet *P*(Prop) $\xi \models q$ iff $q \in xo$, for $q \in P$, $\xi = ! \Phi$ iff not $\xi = \Phi$, $\xi \mid = \Phi_1^{\Lambda} \Phi_2$ iff $\xi \mid = \Phi_1$ and $\xi \mid = \Phi_2$ $\xi \models \Phi_1 \lor \Phi_2$ iff $\xi \models \Phi_1$ or $\xi \models \Phi_2$ $\xi = X\Phi$ iff $\xi_1 = \Phi$ $\xi = \Phi_1 U \Phi_2$ iff there is an i ≥ 0 s.t. $\xi_i = \Phi_2$ and $\xi_i = \Phi_1$ for all $0 \le j < i$

Automata-Theoretic Software Verification Linear Temporal Logic (3/3)

Safety Property

Liveness Property

Automata-Theoretic Software Verification Finite State Program

- P = (Q, q_o, R, V)
 - Q : a finite set of states.
 - q_o: initial state
 - $R \subseteq Q X Q$: accessibility relation,

allowing non-determinism.

Assume that R is total so that a terminate d execution as repeating forever its last st ate.

• $V: Q \rightarrow P(Prop)$

Automata-Theoretic Software Verification Büchi automaton A generalized Büchi automaton $\mathbf{A} = (\Sigma, \mathbf{O}, \mathbf{O}, \mathbf{O}, \mathbf{F})$

A generalized Büchi automaton **A = (Σ, Q, Q_o, ρ, F)** where

Σ : alphabet

- Q : a finite set of states,
- $Q_o \subseteq Q$: initial states
- $\rho \subseteq QX\Sigma XQ$: transition relation
- $F \subseteq P(P(Q))$: a set of sets of accepting states.

An accepting execution σ is an execution such that for each acceptance set $\mathbf{F}_i \subseteq \mathbf{F}_i$ there exists at least one state $q \in \mathbf{F}_i$ that appears infinitely often in σ .

A finite state program $P=(W, w_o, R, V)$ can be viewed as a Büchi automaton

 A_p =(∑,W,{w₀}, ρ,W) where ∑=P(Prop) s' ∈ ρ(s,a) iff s →s' and a=V(s)

Any infinite run of the automaton is accepting

- Global reachability graph : Asynchronous product of processes
- Requirement properties

The Model Checker SPIN Hong, Shin@PSWLab, CS, KAIST

24/34

- For a finite-state program P and LTL formula Ψ ,
- There exists a Büchi automaton A_{ψ} that accept exactly the computations satisfying ψ .
- The verification problem is to verify that all infinite words accepted by the automaton A_P satisfy the formula Ψ.

• $L_{\omega}(A_{P}) \subseteq L_{\omega}(A_{\psi}) \sim L_{\omega}(A_{P}) \cap L_{\omega}(\neg A_{\psi}) = \{\}$

$$\begin{split} & L_{\omega}(A) = L_{\omega}(A_{1}) \cap L_{\omega}(A_{2}) \\ & \text{let } A_{1} = (\Sigma, Q_{1'}, Q_{1'}^{\circ}, \rho_{1'}, F_{1}), A_{2} = (\Sigma, Q_{2'}, Q_{2'}^{\circ}, \rho_{2'}, F_{2}) \\ & \text{Let } A = (\Sigma, Q_{1'}, Q^{\circ}, \rho, F) \text{ where} \\ & Q = Q_{1} X Q_{2} X \{1, 2\}, Q = Q_{1}^{\circ} X Q_{2}^{\circ} X \{1\}, F = F_{1} X Q_{2} X \{1\} \\ & (q', t', j) \subseteq \rho((q, t, i), a) \text{ if } s' \subseteq \rho_{1}(q, a), t' \in \rho_{2}(q, a) \text{ and } i = j \\ & \text{ unless } i = 1 \text{ and } q \subseteq F_{1'}, \text{ in which case } j = 2 \\ & \text{ or } i = 2 \text{ and } t \subseteq F_{2'}, \text{ in which case } j = 1. \end{split}$$

The acceptance condition guarantee that both tracks visit accepting state infinitely often if and only if it goes infinitely often through $F_1XQ_2X\{1\}$.

The Model Checker SPIN Hong, Shin@PSWLab, CS, KAIST

26

Simple Elevator

3 floor, 1 elevator

- The elevator goes up until 3rd floor and then goes down until 1st floor.
- Each floor has its door to elevator. Each door may open when elevator is at the same floor.

27



The Model Checker SPIN Hong, Shin@PSWLab, CS, KAIST from "System and Software Verification" by B'erard et al

Simple Elevator

3 floor, 1 elevator

- The elevator goes up until 3rd floor and then goes down until 1st floor.
- Each floor has its door to elevator. Each door may open when elevator is at the same floor.



Simple Elevator

3 floor, 1 elevator

- The elevator goes up until 3rd floor and then goes down until 1st floor.
- Each floor has its door to elevator. Each door may open when elevator is at the same floor.



Simple Elevator::C

#define OPENED 1
#define CLOSED 1
sem_t openclosedoor[3];
static byte whatfloor;
static byte doorisopen[3];

```
void door(byte floor)
```

```
while(1) {
```

3

sem_acquire(openclosedoor[floor-1]);
doorisopen[floor-1] = OPENED;
doorisopen[floor-1] = CLOSED;
sem_release(openclosedoor[floor-1]);

```
void elevator()
{
    byte floor = 1;
    while(1) {
        if ((rand() % 2) == 0) {
            if (floor != 3) floor++;
            else if (floor != 1) floor--;
        }
        else {
            sem_release(openclosedoor[floor-1]);
            sem_acquire(openclosedoor[floor-1]);
        }
}
```

Simple Elevator::C

byte args[3] ; void main()

ş

```
int i ; byte * temp ; pid_t pid ;
sem_init(openclosedoor[o], o) ;
sem_init(openclosedoor[1], o) ;
sem_init(openclosedoor[2], o) ;
```

```
for (i = o ; i < 3 ; i++) {
    args[i] = l ;
    pid = thread_create(door, &(args[i])) ;
    thread_join(pid) ;
}</pre>
```

Simple Elevator::PROMELA

}

32

bit doorisopen[3]; chan openclosedoor=[o] of {byte, bit}

```
proctype door(byte i)
```

do

Ł

:: openclosedoor?eval(i), 1; doorisopen[i-1] = 1; doorisopen[i-1] = o ; openclosedoor!i,o od

```
proctype elevator()
          byte floor = 1;
          do
          :: (floor != 3) -> floor++
          :: (floor != 1) -> floor—
          :: openclosedoor!floor,1;
           openclosedoor?eval(floor),o;
          do
```

```
init {
  atomic{
    run door(1); run door(2);
    run door(3); run elevator();
  }
```

}

Simple Elevator::Verification

assert(

doorisopen[i-1]&&!doorisopen[i%3]&&!doorisopen[(i+1)%3]);

#define open1 doorisopen[o]
#define open3 doorisopen[2]
#define close2 !doorisopen[1]

#define open2 doorisopen[1]
#define close1 !doorisopen[0]
#define close3 !doorisopen[2]

- [](open1 -> X closed1)
- [](open2 -> X closed2)
- [](open3 -> X closed3)
- <>(open1 || open2 || open3)

Further Reading

ω-language

- Partial order reduction
- Memory management technique in SPIN

References

- [1] The Model Checker SPIN, G.J.Holtzmann.
- [2] The SPIN model checker, G.J.Holtzmann.
- [3] Systems and Software Verification, Berard et al.
- [4] Simple On-the-fly automatic verification of Linear temporal logic, Vardi et al.
- [5] An Automata-Theoretic Approach to Linear Temporal Logic, M.Y.Vardi.
- [6] Moonzoo Kim's lecture notes on CS750 Fall2006, CS KAIST.

Discussion